



Ct: Channeling NeSL and SISAL in C++

Anwar Ghuloum
CLARA Group
Programming Systems Lab
Corporate Technology Group

Agenda

- Entering the Many-core Era
- Ct: A Bridge
- The Long Term Opportunity



Process Scaling Trends

Every process step:

- Shrinks linear dimension by 30%
- Capacitance shrinks by 30%
- Max voltage decreases by 10%
- Switching time (@Vmax) shrinks by 30%
 - Frequency increases by ~40%

Transistor Scaling

```
\sim = 2x density
```

 \sim = 50% less area

Power Scaling


```
\sim= transistors * cap/trans * voltage<sup>2</sup> * 1/time


\sim= 2 * 0.7 * 0.9<sup>2</sup> * 1/0.7

\sim= 1.62X power increase
```



uArch Features and Perf/Watt





Moore's Law ⇒ more transistors for advanced architectures

Pushed frequency beyond limit

Dramatically increased transistor subthreshold leakage

Increased pipeline depth

Delivered higher peak performance

But...With lower power efficiency



Architecture is Power Limited


- Power increasing ~50% each generation
 - → Perf/Watt is increasingly important
- Power efficiency can be gained through:
 - More, simpler cores
 - >Leverage increased density while decreasing per core power
 - Longer vector ISA
 - >Reduced front-end power
 - VLIW
 - >Expose ILP to compiler

All of these approaches expose parallelism to software.



Example: An Acceleration in ISA Enhancement?

SIMD on IA





What Software Vendors are Telling Us

- Programming parallel applications is 10,100,1000x* <u>less</u> productive than sequential
 - Non-deterministic programming errors
 - Performance tuning is extremely microarchitecture-dependent
- Parallel HW is here today, better programming tools are needed to take advantage of these capabilities
 - Quad core on desktop arrived nearly a year months ago
 - Multi- and Many-core DP and MP machines are on the way
 - (Also, programmable GPUs going on 8 years)
- Strong interest by ISVs for a parallel programming model which is:
 - Easy to use and high performance: sounds difficult already!
 - **Portable**: Desire the flexibility to target various HW platforms and adapt to future variations

*Depends on which developer you ask.



Our Approach(es)

As a chip company shipping multi-core CPUs, we want to enable as many applications as possible


- As a company shipping multi-core CPUs today (actually, the last couple of years), we need to prioritize near term enabling
- As a chip company shipping many-core CPUs soon, we need start working on a longer term solution

We are commercially using functional programming ideas (in the near term) and languages (in the long term) to enable a lot of parallel applications



Approach 1: A Bridging Model (e.g. Ct)

- Ease the transition to parallelism
- Experiment with parallel programming idioms
- Based on existing prevalent languages
- "Retrofit" useful features and semantics into the language
- (Focus of this talk)






Approach 2: Start Designing the Languages of the Next Decade

- Use wealth of experience with languages
- Use experiences gained with approach 1
- Strong intuition that one or more mainstream languages will come from the PL community

(Stay tuned)





Approach 1: Why Data Parallelism?

"Good" reasons

- Deterministic model
 - >Data races are designed out
 - >Behavior on 1 core is the same as behavior on n cores
- Performance is predictable
 - >Simple model for each flavor of data parallel operator
- High performance is achievable
- Highly portable
 - >Threaded & SIMD architectures
- Expressive
 - >Especially when application usage patterns considered

"Bad" reasons

- Bottom-up design: Architectural constraints



What is "Nested" Data Parallelism?

Flat data parallel models (e.g. APL, F90/HPF, GPGPU)

- Flat (or limited dimensionality) vectors IMO: Streaming & flat data parallel are roughly equivalent
- Operators over vectors
 - > Element-wise operators
 - > Limited collective communication operations (reductions)
 - > Some constrained permutation
 - > Masking operations

Nested data parallel models added (e.g. Nesl, APL2, Paralations)

- + (Irregularly) nested and sparse/indexed vectors
 - + Extend all operators to work generically on various vector types
 - + Richer set of collective communication operations +Scans, Combining-send/Multi-reduce, Multi-prefix



in expressiveness

Design Constraints (For a Bridging Model)

Target language: C/C++ (and maybe Fortran, Java, etc.)

 These are and will continue to be the dominant languages for high performance computing for the next 5 years

...and we mean **standard** C and C++!

- Custom syntactic extensions face huge barriers to adoption
- It is possible to design a desirable semantics through an APIlike interface with some Macro magic

...and all the "baggage" that comes with those languages

- Must co-exist with legacy APIs, libraries
- Must co-exist with prevailing parallelism APIs (Pthreads, winthreads, OpenMP, MPI)



Ct is....

- ...an "extension" of C++ for throughput computing
- …like a library implementation of a STL-style container
 - A pure functional mini-language with call-by-value semantics
- ...using a (dynamically linked) runtime to optimize and generate code
- ...designed to forward-scale software



TVECs

The basic type in Ct is a TVEC

- TVECs are managed by the Ct runtime
- TVECs are single-assignment vectors
- TVECs are (opaquely) flat, multidimensional, sparse, or nested
- TVEC values are created & manipulated exclusively through Ct API

```
Declared TVECs are references to (immutable) values

TVEC<F64> DoubleVec; // DoubleVec can refer to any vector of doubles

...

DoubleVec = Src1 + Src2;

...

DoubleVec = Src3 * Src4;
```

Assigning a value to DoubleVec doesn't modify the value representing the result of the add, it simply refers to a *new* value.




Ct Example: Sparse Matrix Vector Product

Ct compiler and runtime automatically take care of threading and vector ISA



Productive Programming with Ct



Ct: <6 lines of code, faster, scalable

- Race-free programming with on-the-fly, automatic generation of threads tailored to user's multi-core hardware
- Simpler, high performance, scalable, SSE-friendly parallel code
- Library-like interface compatible with existing programming environments and APIs



Code Comparison: Black-Scholes

```
template <typename T>
TVEC<T> CND(TVEC<T> x)
  TVEC < T > I = abs(x);
  TVEC<T> k = 1.0f/(1.0f + 0.2316419f * I);
  TVEC<T> w =
    0.31938153f * k -
    0.356563782f * k * k +
    1.781477937f * k * k * k -
    1.821255978f * k * k * k * k +
    1.330274429f * k * k * k * k * k:
  w = w * inv_sqrt_2xPI * exp(I * I * -0.5f);
  w = select(x > 0, 1.0f - w, w);
  return w;
template <typename T>
void ctBlackScholes(T *option p
          int num_options,
          T *stkprice,
          T *strike.
          T *rate.
          T *volatility,
          T *time)
  __CT__ {
    TVEC<T> s(stkprice, num options);
    TVEC<T> x(strike, num_options);
    TVEC<T> r(rate, num options);
    TVEC<T> v(volatility, num_options);
    TVEC<T> t(time, num options);
    TVEC<T> sqrt_value = v * sqrt(t);
    TVEC<T> d1 = \ln(s/x) + (r + v * v * 0.5f) * t) / sqrt value;
    TVEC<T> d2 = d1 - sqrt_value;
    TVEC<T> result = x * exp(0f - r * t) * (1.0f - CND(d2)) + (-s) * (1.0 - CND(d1));
    result.copyOut(option price, num options);
```

```
#define NCO 4
      #if (NCO==2)
#define fptype double
#define SIMD_WIDTH 2
                                                                                                                                                                                                                                                                                section (MCD=4) side/fine (MCD
          __forceinline void CNDF ( fptype * OutputX, fptype * InputX )
                 _MM_ALIGN16 int sign(SIMD_WIDTH);
               int i;
MMR xinput;
MMR xNPrimeoD;
MM. ALIGN 16 fptype expValues[SIMD_WIDTH];
MMR xXC2;
MMR xXC2, z. xXC2, 3. xXC2, xXC2, 5;
MMR xi.ccal, xi.ccal, 1, xi.ccal, 2, xi.ccal, 3;
               for (i=0; i<SIMD_WIDTH; i++) {
    // Check for negative value of inputX
    if (inputX[i] < 0.0) {
        inputX[i] = -inputX[i];
        sign(i] = 1;
    } else
        sign(i] = 0;
}
                 xInput = _MM_LOAD(InputX);
                                                                                                                                                                                                                                                                                xDen = MM_MUL(xVolatility, xSqrtTime);
xD1 = MM_DIV(xD1, Xben);
// VL_1015/06. An optimization is not to recompute xD2, but to derive it from xD1
// xD2 = MM_DIV(xD2, xDen);
xD2 = MM_SUB(xD1, xDen);
                 // Compute NPrimeX term common to both four & six decimal
            // Compute NP mext term common to both rour &:
accuracy calcs
for (i=0; <SIMD_WIDTH; i++) {
    expValues[i] = exp(-0.5f * InputX[i] * InputX[i]);
    // printf("exp[%d]: %f\n", i, expValues[i]);
                                                                                                                                                                                                                                                                                     _MM_STORE(d1, xD1);
_MM_STORE(d2, xD2);
        xNPrimeofX = _MM_LOAD(expValues);
xNPrimeofX = _MM_MUL(xNPrimeofX,
_MM_SET(inv_sqrt_2xPI));
               xK2 = MM_MUL(_MM_SET((fptype)0.2316419), xinput); xK2 = _MM_ADD(xK2,_MM_SET((fptype)1.0)); xK2 = _MM_DIV(_MM_SET((fptype)1.0), xK2); // xK2 = _Mm_rep_pd(xK2); // No rep function for double-
                                                                                                                                                                                                                                                                                     for (i=0; i<SIMD_WIDTH; i++) {
FutureValueX[i] = strike[i] * (exp(-(rate[i])*(time[i])));
                 xLocal_1 = _MM_MUL(xK2, _MM_SET((fptype)0.31938153
xLocal_2 = _MM_MUL(xK2_2, _MM_SET((fptype)-
                                                                                                                                                                                                                                                                                                                 BlackScholes(fptype
int num_options,
fptype *stkprice,
fptype *strike,
fptype *rate,
fptype *volatility,
fptype *time)
      slocal 2 = MM MLLPK2 2, MM SET((bype)-


30660782), MMLSPK2 3, 3

30660782), MMLSPK2 3, 3

3MLSET((bype)178147937); slocal 3; slocal 3 = MM MLIPK2 4, 10061 3; slocal 3 = MM MLIPK2 4, 10061 3; slocal 3 = MM MLIPK2 4, 10061 3; slocal 3 = MM MLIPK2 5, 10061 3; slocal 3 = MM MLIPK2 5, 10061 3; slocal 3 = MM ADD(slocal 2, slocal 3); slocal 3 = MM ADD(slocal 2, slocal 3); slocal 2 = MM ADD(slocal 2, slocal 3);
                                                                                                                                                                                                                                                                        {
    for (int i = 0; i < num_options; i += NCO) {
        // Calling main function to calculate option value based on Black & Sholes's
               xLocal_1 = _MM_ADD(xLocal_2, xLocal_1);
xLocal = _MM_MUL(xLocal_1, xNPrimeofX);
xLocal = _MM_SUB(_MM_SET((ftype)1.0), xLocal);
                                                                                                                                                                                                                                                                            &(rate[i]), &(volatility[i]), &(time[i]), NULL/*&(otype[i])*/, 0);
                 _MM_STORE(OutputX, xLocal);
//_mm_storel_pd(&OutputX[0], xLocal);
//_mm_storeh_pd(&OutputX[1], xLocal);
               for (i=0; i<SIMD_WIDTH; i++) {
  if (sign[i]) {
    OutputX[i] = ((fptype)1.0 - OutputX[i]);
}
        void BlkSchlsEqEuroNoDiv (fptype * OptionPrice, int numOptions,
```




Using Ct with Legacy Application Build Environments





Language Vehicle for Parallel Programming Systems Research



Ct Api

- Nested Data Parallelism

- Deterministic Task Parallelism

Deterministic parallel programming

Fine grained concurrency and synch

Dynamic compilation for DP

High-performance memory management

Forward-scaling binaries for SSE2/3/4/x, *NI

Parallel application library development

Performance tools for Future Architectures



Ct: Dynamic Compilation + Virtual Machine


float src1[], src2[], dest[];

→ TVEC<F32> a(src1), b(src2);

TVEC<F32> c = a + b;

TVEC<F32> d = c * a;

d.copyOut(dest);



Ct Dynamic Engine






High-Level Optimizer

- ~20 optimizations (including classic opts)


- Increase granularity of parallelism / decrease threading overhead






Low-Level Optimizer

- ∼10 optimizations
- Eliminate redundant checks.
- Reorganize the data layout.
- Parallelize the data-parallel tasks on multi threads.
- SIMD-vectorize each thread.






VIP (Virtual Intel Platform): The ISA of Ct Virtual Machine






VIP = Virtualized Intel SIMD ISA + A Subset of X86






VIP = Virtualized Intel SIMD ISA + A Subset of X86






VIP = Virtualized Intel SIMD ISA + A Subset of X86





Application Kernels & Performance





Approach 2: A Parallel Functional Language

- We are also working with an ISV on a compiler for a parallel functional language
 - Strict, but not call by value for implicit parallelism (maybe with lightweight annotations)
 - Arrays and array comprehensions for data parallelism
 - Effects system to contain impure features
 - Atomic for state updates



Who is Team CLARA @ Intel?

- We comprise a team of about 23 researchers in the US and China working on:
 - A bridging model: Ct
 - A parallel language implementation infrastructure: Pillar
 - A proposed long term solution: a new functional language that features implicit parallelism, dependent typing, and an effects type system
- We have diverse technical backgrounds
 - Java, C/C++, Fortran/F9x, Tcl/TK, SML compilers and runtimes; biotech, graphics, physics, image, and video applications
- We are interested in supporting work in the areas I've identified
 - E.g. we have been driving DAMP in its first two years (please attend DAMP next year :))



Summary

- Ct 1.0 source and examples will be "available" to collaborators and the curious under reasonable licensing (e.g. non-commercial use for academia) January 2008
- Next step: Full applications
- In the meantime, many-core architectures present a unique opportunity to language designers:
 - The combination of software engineering methodologies and requirements and parallel computing constraints seems tailor-made for the FP community
- Whitepaper, app notes at www.intel.com/go/terascale



